

CERN openlab ICE-DIP project: Data transfer for manycore processors

Aram Santogidis

> 23/09/2016



ICE-DIP is a European Industrial Doctorate project funded by the European Community's 7th Frameworkprogramme Marie Curie Actions under grant PITN-GA-2012-316596


Looking at the sky...




... more like this




Big questions about the Universe



Charge-Parity violation




Higgs boson




Particles of the Standard Model

Physics Experiments at CERN




The Large Hadron Collider



Engineers maintaining LHC




The ATLAS experiment detector




Particle trajectories in the detector

Use prompt data (calorimetry and muons) to identify:
 High p_t electron, muon, jets,
 missing E_T




CALORIMETERS

Cluster finding and energy deposition evaluation




MUON System

Segment and track finding



New data every 25 ns
Decision latency ~ μ s

A large number of particle trajectories



Online processing system

Detector

Front-end electronics

Read-out buffers

Event builder network

High Level Trigger Computing Farm

Data Storage


1 PB/s

to

600 MB/s

ICE-DIP 2013-2017: The Intel-CERN European Doctorate Industrial Program

» A public-private partnership to research solutions for next generation data acquisition networks, offering research training to five Early Stage Researchers in ICT




Research topics:

- ▶ Silicon photonics systems
- ▶ Next generation data acquisition networks
- ▶ High speed configurable logic
- ▶ Computing solutions for high performance data filtering

Intel Xeon Phi Coprocessor

- › Up to 61 Cores
- › PCIe card
- › Different computation modes
 - Offloading
 - **Symmetric**



My focus in the online processing pipeline





Figure 1. An overview of the ALICE data acquisition process with emphasis on the Event Processing Nodes.

Coprocessor-Host communication in the online processing system



Data transfer libraries for the data acquisition system of the ALICE experiment

ØMQ


nanomsg

- › High level messaging patterns (e.g. pub-sub)
- › Used to create distributed systems
- › Provides good performance


Symmetric Communications Interface (SCIF) For Intel® Xeon Phi

- › **Communication over PCIe with minimum overhead**
- › **POSIX-like interface (listen, connect, send, receive)**
- › **RDMA capability (registering memory and read/write to remote address space)**
- › **memory mapped IO along the lines of POSIX mmap**

SCIF RDMA



SCIF mmap



An opportunity for improvement




Figure 2 . This plot corresponds to a performance test of transferring 1GB payload in chunks from 4KB to 128MB[1].

The features of the new transport mechanism over SCIF

- › **Streaming semantics (along the lines of TCP)**
- › **Cacheline-aligned RDMA transfers only**
- › **Lock-free one-sided communication**
- › **Maximize data transfer throughput (bandwidth)**

Trans4SCIF synchronization algorithm

Application

```

011001011010010
▼
110010100011100
▼
110101111100001
    
```

```

011001011010010
▼
110010100011100
▼
110101111100001
    
```

memcpy()

memcpy()



Library

scif_writeto()

Send buffer

```

011001011010010
▼
110010100011100
▼
110101111100001
    
```

start_off ▼

end_off ▼

Registered space
(N * PAGE_SIZE)

Recy buffer

```

011001011010010
▼
110010100011100
▼
110101111100001
    
```

start_off ▼


end_off ▼

▼


▼

Trans4SCIF synchronization algorithm


Sender's registered address space



Receiver's registered address space





Trans4SCIF synchronization algorithm



Trans4SCIF synchronization algorithm

Sender

Receiver



Trans4SCIF synchronization algorithm



scif_fence_signal(0x56)

Sender

Receiver

sender_idx →


sender_idx →




0x56 bytes of user data

Trans4SCIF synchronization algorithm

Sender



Receiver



Copy 0x56 bytes of user data

Trans4SCIF synchronization algorithm

Sender

Receiver

Buffer Records

Writer Records

sender_idx →

0	0x80	0x1000
1	0x0	0x80
2	0x0	0x0

← receiver_idx

← receiver_idx

sender_idx →

:

4095	Unused	
------	--------	--

0	0x0	0x56
1	INF	INF
2	INF	INF

:

4095	INF	INF
------	-----	-----

Send buffer


Recv buffer

```
01100101101001
110010100011101
1101011111000011
```


```
01100101101001
11001010001110
11010111110000
```

Copy 0x56 bytes of user data

The performance of Trans4SCIF




The ZeroMQ extension with SCIF



The performance of ZeroMQ extend with SCIF via Trans4SCIF

ZeroMQ (extended with SCIF)



The Trans4SCIF library the Intel Xeon Phi Coprocessor

- › **Easy-to-use socket-like interface**
 - Send/Recv
- › **E.g. up to 3 GB/s data throughput (4x improvement with the cost of 32 MB of memory space)**
- › **ZeroMQ extension for SCIF**
- › **In principle can be re-used by other RDMA based transports (e.g OmniPath)**

Acknowledgements

Than you for your attention.

This research project has been supported by a Marie Curie Early European Industrial Doctorates Fellowship of the European Community's Seventh Framework Programme under contract number (PITN-GA-2012-316596-ICE-DIP).



**Maynooth
University**
National University
of Ireland Maynooth

